This is TikiWiki v1.9.8.3 -Sirius- © 2002–2007 by the Tiki community Fri 22 of Nov, 2024 [14:24 UTC]
Menu

Category B.7 INTEGRATED CIRCUITS

Browse in:
All Wiki pages Image galleries Images File galleries Blogs Trackers Items Surveys Articles

search category: deep:

Hide subcategories objects

..
 

Objects (8)

B.7.0 General Article BOTTLENECK PROBLEM SOLUTION USING BIOLOGICAL ... Abstract: Every high resolution imaging system suffers from the bottleneck problem. This problem relates to the huge amount of data transmission from the sensor array to a digital signal processing ( 
B.7.1 Types and Design Styles Article DESIGN, IMPLEMENTATION, AND TESTING OF A MINIATURE SELF-STABILIZING CAPSULE ... Abstract: Video capsule endoscopy (VCE) enables examination of the small intestine. In large-lumen organs of the gastrointestinal (GI) tract (e.g. the stomach and the colon), the capsule tumbles aroun 
B.7.3 Reliability and Testing Article ESTIMATION OF PEAK SUSTAINABLE POWER CONSUMPTION FOR SEQUENTIAL CMOS CIRCUITS Abstract: The reliability and the cost of electronic circuits are closely connected to the maximum power dissipated by them. Tools for evaluating the worst case power consumption of sequential circu 
B.7 INTEGRATED CIRCUITS Article LARGE VLSI ARRAYS – POWER AND ARCHITECTURAL PERSPECTIVES Abstract: A novel approach to power reduction in VLSI arrays is proposed. This approach includes recognition of the similarities in architectures and power profiles of different types of arrays, adap 
B.7.0 General Article LOW-POWER TRACKING IMAGE SENSOR BASED ON BIOLOGICAL ... Abstract: This paper presents implementation of a low-power tracking CMOS image sensor based on biological models of attention. The presented imager allows tracking of up to N salient targets in the  
B.7.2 Design Aids Article MACROMODELING FOR VLSI PHYSICAL DESIGN AUTOMATION PROBLEMS Abstract: The paper summarizes the authors methodology for solving the intractable combinatorial problems in physical design of electronic devices: VLSI, SOC, PCB and other. The Optimal Circuit Reduc 
B.7.2 Design Aids Article OPTIMIZING PROGRAMMABLE LOGIC ARRAYS USING THE SIMULATED ANNEALING ALGORITHM Abstract: In the paper the programmable logic array (PLA) topological optimization problem is dealt with using folding techniques. A PLA folding algorithm based on the method of simulated annealing is 
B.7.1 Types and Design Styles Article SELF-ASSEMBLY PROCESS FOR INTEGRATED CIRCUITS BASED ON CARBON NANOTUBES ... Abstract: New methods are needed to create integrated circuits which are able to overcome the inherent problems in the miniaturization process. These problems are mainly technological and economical; 

Page: 1/1
1  
World Clock
Powered by Tikiwiki Powered by PHP Powered by Smarty Powered by ADOdb Made with CSS Powered by RDF powered by The PHP Layers Menu System
RSS Wiki RSS Blogs rss Articles RSS Image Galleries RSS File Galleries RSS Forums RSS Maps rss Calendars
[ Execution time: 0.20 secs ]   [ Memory usage: 9.08MB ]   [ GZIP Disabled ]   [ Server load: 0.38 ]